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ABSTRACT
Recent advance on automating machine learning through Neural Architecture Search and Random Network Gener-
ators, has yielded networks that deliver higher accuracy given the same hardware resource constrains, e.g., memory
capacity, bandwidth, number of functional units. Many of these emergent networks; however, comprise of irregular
wirings (connections) that complicate their execution by deviating from the conventional regular patterns of layer,
node connectivity, and computation. The irregularity leads to a new problem space where the schedule and order
of nodes significantly affect the activation memory footprint during inference. Concurrently, there is an increasing
general demand to deploy neural models onto resource-constrained edge devices due to efficiency, connectivity, and
privacy concerns. To enable such a transition from cloud to edge for the irregularly wired neural networks, we set out
to devise a compiler optimization that caps and minimizes the footprint to the limitations of the edge device. This
optimization is a search for the schedule of the nodes in an intractably large space of possible solutions. We offer
and leverage the insight that partial schedules leads to repeated subpaths for search and use the graph properties to
generate a signature for these repetition. These signatures enable the use of Dynamic Programming as a basis for the
optimization algorithm. However, due to the sheer number of neurons and connections, the search space may remain
prohibitively large. As such, we devise an Adaptive Soft Budgeting technique that during dynamic programming per-
forms a light-weight meta-search to find the appropriate memory budget for pruning suboptimal paths. Nonetheless,
schedules from any scheduling algorithm, including ours, is still bound to the topology of the neural graph under
compilation. To alleviate this intrinsic restriction, we develop an Identity Graph Rewriting scheme that leads to
even lower memory footprint without changing the mathematical integrity of the neural network. We evaluate our
proposed algorithms and schemes using representative irregularly wired neural networks. Compared to TensorFlow
Lite, a widely used framework for edge devices, the proposed framework provides 1.86×reduction in memory
footprint and 1.76× reduction in off-chip traffic with an average of less than one minute extra compilation time.
1 INTRODUCTION
Growing body of work focuses on Automating Machine
Learning (AutoML) using Neural Architecture Search
(NAS) (Zoph & Le, 2017; Cortes et al., 2017; Zoph et al.,
2018; Liu et al., 2019a; Cai et al., 2019; Real et al., 2019;
Zhang et al., 2019) and now even, Random Network Genera-
tors (Xie et al., 2019; Wortsman et al., 2019) which emit mod-
els with irregular wirings, and shows that such irregularly
wired neural networks can significantly enhance classifica-
tion performance. These networks that deviate from regular
topology can even adapt to some of the constraints of the
hardware (e.g., memory capacity, bandwidth, number of func-
tional units), rendering themselves especially useful in target-
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ing edge devices. Therefore, lifting the regularity condition
provides significant freedom for NAS and expands the search
space (Cortes et al., 2017; Zhang et al., 2019; Xie et al., 2019).
The general objective is to enable deployment of neural in-
telligence even on stringently constrained devices by trading
off regular wiring of neurons for higher resource efficiency.
Importantly, pushing neural execution to edge is one way to
address the growing concerns about privacy (Mireshghallah
et al., 2020) and enable their effective use where connectivity
to cloud is restricted (Wu et al., 2019). However, the new
challenge arises regarding orchestrating execution of these
irregularly wired neural networks on the edge devices as
working memory footprint during execution frequently
surpass the strict cap on the memory capacity of these
devices. The lack of multi-level memory hierarchy in these
micro devices exacerbates the problem, because the network
cannot even be executed if the footprint exceeds the capacity.
To that end, despite the significant potential of irregularly
wired neural networks, their complicated execution pattern,
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in contrast to previously streamlined execution of models
with regular topology, renders conventional frameworks
futile in taking these networks to edge due to their large peak
memory footprint. While peak memory footprint is largely
dependent on scheduling of neurons, current deep learning
compilers (Chen et al., 2018; Vasilache et al., 2018) and
frameworks (Abadi et al., 2016; Paszke et al., 2019; Jia et al.,
2014) rely on basic topological ordering algorithms that are
oblivious to peak memory footprint and instead focus on an
orthogonal problem of tiling and kernel level optimization.
This paper is an initial step towards embedding peak memory
footprint as first-grade constraint in deep learning schedulers
to unleash the potential of the emergent irregularly wired
neural networks. As such, this paper makes the following
contributions:
(1) Memory-aware scheduling for irregularly wired
neural networks. Scheduling for these networks is a topo-
logical ordering problem, which enumerates an intractably
large space of possible schedules. We offer and leverage the
insight that partial schedules leads to repeated subpaths for
search and use the graph properties to generate a signature
for these repetition while embedding a notion of the running
memory usage. These signatures enable the use of Dynamic
Programming as a basis for the optimization algorithm.
(2) Adaptive soft budgeting for tractable compilation
time. Even with the dynamic programming as the base, due
to the sheer number of neurons and connections, the search
space may remain too large (exponentially large) in practice.
As such, we devise an Adaptive Soft Budgeting technique
that uses a lightweight meta-search mechanism to find the
appropriate memory budget for pruning the suboptimal
paths. This technique aims to find an inflection point beyond
which tighter budgets may lead to no solution and looser
budget prolongs the scheduling substantially, putting the
optimization in a position of questionable utility.
(3) Identity graph rewriting for enabling higher poten-
tial in memory reduction. Any scheduling algorithm, in-
cluding ours, is still bound to the topology of the neural graph
under compilation. To relax this intrinsic restriction, we
devise an Identity Graph Rewriting scheme that exchanges
subgraphs leading to a lower memory footprint without
altering the mathematical integrity of the neural network.
Results show that our adaptive scheduling algorithm
improves peak memory footprint for irregularly wired neural
networks by 1.68×compared to TensorFlow Lite, the de facto
framework for edge devices. Our graph rewriting technique
provides an opportunity to lower the peak memory footprint
by an additional 10.7%. Furthermore, our framework can
even bring about 1.76× reduction in off-chip traffic for de-
vices with multi-level memory hierarchy, and even eliminate
the traffic in some cases by confining the memory footprint
below the on-chip memory capacity. These gains come at
average of less than one minute extra compilation time.
(a) RandWire (b) SwiftNet
Figure 1. Architecture of network models from NAS and Random
Network Generators. Topology of such networks include distinctive
irregular wirings between the nodes.
2 CHALLENGES AND OUR APPROACH
2.1 IrregularlyWired Neural Networks
Recent excitement in Automated Machine Learning
(AutoML) (Feurer et al., 2015; Dean, 2017; He et al., 2018;
Elthakeb et al., 2018; Wang et al., 2019; Laredo et al., 2019)
aims to achieve human out of the loop in developing machine
learning systems. This includes Neural Architecture Search
(NAS) (Zoph & Le, 2017; Zoph et al., 2018; Liu et al., 2019a;
Cai et al., 2019; Real et al., 2019; Zhang et al., 2019) and
Random Network Generators (Xie et al., 2019; Wortsman
et al., 2019) that focus on automation of designing neural
architectures. Figure 1 demonstrates that networks of this
regime are characterized by their distinctive irregular graph
topology with much more irregular wirings (dataflow)
compared to conventional networks with regular graph
topology. This paper refers to these networks as irregularly
wired neural networks.
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Figure 2. ImageNet accuracy vs number of multiply-and-
accumulate, where irregularly wired neural networks show higher
performance for same compute than regular topology neural net-
works. Plot for number of parameters also displays a similar trend.
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Figure 3. CDF of the peak memory footprint for the different
possible schedules of a given irregularly wired neural network.
From the performance perspective, these networks have
shown to outperform manually designed architectures
in terms of accuracy while using less resources. In fact,
majority of winning neural architectures in competitions
with primary goal of reducing resources (Gauen et al., 2017)
rely on NAS, suggesting its effectiveness in that respect.
Figure 2 plots the accuracy of different models given their
computation. The figure clearly shows that the Pareto
frontier of irregularly wired neural networks from NAS
and Random Network Generators are better than the hand
designed models with regular topology. This indicates that
the efficiency in terms of accuracy given fixed resources are
better with the irregularly wired neural networks.
2.2 Challenges
Many existing compilers (Chen et al., 2018; Vasilache et al.,
2018) and frameworks (Paszke et al., 2019; Abadi et al., 2016;
Jia et al., 2014) rely on basic topological ordering algorithms
to schedule the graph. While the current approach may be suf-
ficient to run conventional networks on server-class machines,
such scheme may be unfit for running irregularly wired
neural networks on resource-constrained edge devices. This
is because, unlike running networks with regular topology,
running irregular networks results in varied range of memory
footprint depending on the schedule. For instance, given
the constraints of a representative edge device (SparkFun
Edge: 250KB weight/activation memory and 60M MACs),
Figure 3(b) shows that 4.1% of the schedules barely meets the
hard memory constraint, while only 0.04% would achieve the
optimal peak memory. In reality, such limitation will prevent
further exploration regarding the diversity and innovation
of network design, and in order to allow edge computing
regime to take full advantage of the irregularly wired neural
networks, this limitation should be alleviated if not removed.
2.3 Design Objectives
Scheduling algorithm. To address this issue, our work
aims to find a schedule of nodes s∗ from the search space
S that would minimize peak memory footprint µpeak. S
enumerates all possible orderings of the nodes v∈V where
V is the set of all nodes within a graph G.
s∗=argmin
s
µpeak(s,G), for s∈S (1)
The most straightforward way to schedule is a brute force
approach which just enumerates S and picks one with the
minimum peak memory footprint. While this extreme
method may find an optimal solution, it is too costly in terms
of time due to its immense complexity: Θ(|V |!) where |V |
denotes number of nodes in the graph. One way to improve
is to narrow down the search space to just focus on only
the topological orderings ST ⊂S. However, this will still
suffer from a complexity with an upper bound of O(|V |!)
(takes days to schedule DAG with merely 30 nodes). In fact,
previous works (Bruno & Sethi, 1976; Bernstein et al., 1989)
already prove optimal scheduling for DAGs is NP-complete.
On another extreme are heuristics for topological ordering
such as Kahn’s algorithm (Kahn, 1962), with complexity of
O(|V |+|E|) where V andE are number of nodes and edges.
However, as demonstrated in Figure 3, such method may
yield suboptimal schedule of nodes which will not run on the
target hardware. To this end, we explore dynamic program-
ming combined with adaptive soft budgeting for scheduling
to achieve an optimal solution while keeping the graph con-
stant s∗, without adding too much overhead in terms of time.
We explain our algorithms in depth in Section 3.1 and 3.2.
Graph rewriting. Any scheduling algorithm including
ours is intrinsically bounded by the graph topology.
Therefore, we explore to transform the search space
through graph rewriting (Plump, 1999). Graph rewriting
is generally concerned with substituting a certain pattern
in the graph with a different pattern to achieve a certain
objective. For a computational dataflow graph, leveraging
distributive, associative, and commutative properties within
the computation of the graph, graph rewriting can maintain
the semantics while bringing significant improvements
regarding some objective. For example, in general programs,∑
ilogxi can be represented as
∑
oddilogxi+
∑
evenilogxi
or log
∏
ixi, while x+x can be translated to x×2 or x<<1.
Likewise, we bring this insight to neural networks to find a
set of possible transformationsX that can rewrite the original
graph G to a new graph G′ that would also change our search
space S to one with a lower peak memory footprint:
X ∗=argmin
X
(µpeak(s
∗,X (G))) (2)
We identify a set of candidate patterns for transformation
χ : g→ g′ (g ∈G and g′ ∈G′), which constitutes X . While
transforming the graph, our method keeps the mathematical
integrity of the graph intact, thus not an approximation
method. We embed this systematic way to improve peak
memory footprint and the search space as identity graph
rewriting, and we address this technique in Section 3.3.
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Figure 4. Overall workflow of SERENITY, memory-aware scheduling of irregularly wired neural network.
3 SERENITY: MEMORY-AWARE
SCHEDULING OF IRREGULARLY
WIRED NEURAL NETWORKS
As discussed in Section 2, the objective is reducing the
peak memory footprint while executing irregularly wired
neural networks. We propose SERENITY, memory-aware
scheduling that targets devices with restricted resources
(e.g., edge devices). Figure 4 summarizes the overall
scheduling process, highlighting the major contributions of
our approach. Input to SERENITY is a graph of irregularly
wired neural network G, which in fact acts as an intermediate
representation (IR) during the scheduling process. We
augment this IR with the metadata of the nodes such as the
operation type, input/output edges, input/output shapes,
and memory cost. Then the graph rewriter transforms
the graph G → G′ to relax the memory costs of memory
intensive patterns with the goal of reducing the peak memory
footprint µpeak of G. SERENITY schedules the graph to an
optimal schedule s∗ using the dynamic programming-based
scheduler. However, since the scheduling may be slow
due to the complexity, we scale down search space by
leveraging divide-and-conquer which partitions the graph
into multiple subgraphs. Them, we augment the scheduler
with an adaptive soft budgeting which prunes suboptimal
paths by adaptively finding a budget for thresholding through
a swift meta-search to speed up the scheduling process. This
section focuses on the innovations of SERENITY: dynamic
programming-based scheduling, divide-and-conquer,
adaptive soft budgeting, and graph rewriting, which are
explained in detail in Section 3.1, 3.2, and 3.3, respectively.
3.1 Dynamic Programming-based Scheduling:
Achieving Optimal PeakMemory Footprint
Our goal for the scheduling algorithm is to minimize the
peak memory footprint µpeak(s,G). As stated in Section 2.3,
recursive algorithms that covers the entire search space S
or the subspace of all topological orderings ST ⊂ S takes
impractically long time. This is primarily due to the repetitive
re-computation of subproblems that upper bounds the algo-
rithm byO(|V |!). Therefore, we leverage dynamic program-
ming (Bellman, 1961; 1966; Held & Karp, 1962) which in-
cludes a memoization scheme that has been shown to be effec-
tive in reducing the complexity of time-intensive algorithms
by reusing solutions from their subproblems, while still find-
ing optimal solution by sweeping the entire search space.
Identifying signature to enable dynamic programming.
The first step to applying dynamic programming to a
new problem is characterizing the structure of an optimal
solution: s∗=s∗n (s
∗
n is an optimal solution for n number of
nodes). Then, it requires identifying a recursive relationship
between the optimal solution of a subproblem s∗i and the
original problem s∗i+1, and we do this by analyzing the
straightforward recursive topological ordering, which
while inefficient sweeps the entire search space. In essence,
topological ordering algorithm is a repeated process of
identifying a set of nodes that are available for scheduling
and iterating the set for recursion. In graph theory such a
set of nodes available for scheduling is called zero-indegree
set z, where z is a set of nodes which all of their incoming
edges and the corresponding predecessor nodes (indegree)
have been scheduled. Figure 5 demonstrates the recursion
tree of the different topological ordering algorithms, where
the height of the tree is the search step and every path from
the root to the leaf is a topological ordering s ∈ ST . The
figure highlights the redundant z in the recursive topological
ordering in the recursion tree, then merges these z to make
them unique, identifying it as the signature for repetition, and
prevent the aforementioned re-computation. This makes the
scheduling for z into a unique subproblem, that constitutes
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Integrating the peak memory footprint constraint. On
top of the dynamic programming formulation that shows
potential for optimizing the search space significantly, we
overlay the problem specific constraints to achieve the
optimal solution. In particular, we calculate the memory
footprint µi+1 and its corresponding peak µpeak,i+1 in each
search step i to select optimal path s∗i+1 for memoization.
Here, we clarify the process of a search step, explaining
the details of calculating µpeak,i+1 and saving si+1 for each
search step i. In each search step, we start with number of
unique zero-indegree sets zi (signature), saved in ith entry
of memoizationMi. For each zi, we append the schedule up
to the point si, sum of activations in the memory µi for the
signature zi, and the peak memory footprint of the si denoted
µpeak,i. Therefore, in each search step i, we start with si, µi,
andµpeak,i for si. Then, when we iterate zi to schedule a new
node ui, its output activation is appended to si to form si+1,
and is allocated in the memory. Size of ui is product (
∏
) of
ui.shape, where shape is a property of the activation tensor
that includes channels, height, width, and the precision (e.g.,
byte, float), is added to µi, so µi+1 ← µi +
∏
(ui.shape).
Then we use µi+1 as µpeak to update µpeak,i+1 (peak
memory footprint for si+1). Since some predecessors of
ui will not be used anymore after allocating ui, we update
the outdegrees of the node by decrementing them. Having
updated the outdegree, we will be left with a zero-outdegree
set that denotes the nodes that are ready for deallocation. We
deallocate the nodes in the set and update µi+1 accordingly.
To demonstrate scheduling of a node ui, Figure 6 simulates
scheduling a node u8 = H in i=8. In the figure, (1) H is ap-
pended to s8 and allocated to memory as it is scheduled, and
then the scheduler records maximum of the µpeak,8 and the
sum of all activations in the memory at this point as µpeak,9.
Then, it recalculates the outdegrees of the predecessor nodes
of H : D and E ’s outdegree are decremented from one to
zero. (2) Then these nodes are deallocated and sum of the
Algorithm 1 Dynamic Programming-based Scheduling
1: Input: graph G
2: Output: optimal schedule s∗
3: // initialize memoization
4: s0← [], µ0,µpeak,0←0, z0← zero-indegree(s0,G)
5: M0[z0]←(s0,µ0,µpeak,0)
6: // iterate search step
7: for i=0 to n−1 do
8: // iterate (schedule, current memory, peak memory)
9: for zi,(si,µi,µpeak) inMi do
10: for ui in zi do
11: si+1←si.append(ui) // allocate
12: zi+1← zero-indegree(si+1,G)
13: µi+1,µpeak←µi+
∏
(ui.shape)
14: µpeak,i+1←max(µpeak,i,µpeak)
15: for pi in ui.preds do
16: if pi is in zero-outdegree(si+1,G) then
17: µi+1←µi+1−
∏
(pi.shape) // deallocate
18: end if
19: end for
20: // memoize schedule with least peak memory
21: if µpeak,i+1≤Mi+1[zi+1].µpeak,i+1 then
22: Mi+1[zi+1]←(si+1,µi+1,µpeak,i+1)
23: end if
24: end for
25: end for
26: end for
27: s∗,µ∗peak←M[·]n.sn,M[·]n.µpeak,n // solution
activation memory here is recorded as µ9.
Finding schedule with optimal peak memory footprint.
After scheduling ui, we save the new signature into the
Mi+1 for next search step i+1. Since the goal of this work is
to minimize the overall µpeak, we identify the corresponding
optimal schedule s∗i+1 for each zi+1 by only saving si+1 with
the minimum µpeak,i+1. We integrate the aforementioned
step of scheduling ui and updating Mi+1 to complete
the proposed dynamic programming-based scheduling
algorithm. Algorithm 1 summarizes the the algorithm. As a
first step, the algorithm starts by initializing the memoization
tableM0, then the algorithm iterates different search steps.
In each search step i, the algorithm performs the above
illustrated memory allocation for allui in zi, and saving si+1,
µi+1, and µpeak,i+1. After iterating all search steps to n−1,
s∗ is saved inMn with a unique entry, for n being number
of nodes in G. We provide the proof for the optimality of the
peak memory footprint in the supplementary material.
Complexity of the algorithm. The complexity of the
proposed dynamic programming-based scheduling is
O(|V |×2|V |), which is significantly faster than the exhaus-
tive search ofST with an upper bound complexity ofO(|V |!).
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Figure 7. Illustration of divide-and-conquer, which divides the
graphs into multiple subgraphs (divide), schedules each of them
using the optimal scheduler (conquer), then concatenates the
sub-schedules to get the final schedule (combine).
Due to the space limitation, we present the derivation of the
algorithm complexity in the supplementary material.
3.2 Optimizing Scheduling Speed: Speeding up
the Dynamic Programming-based Scheduling
While the above scheduling algorithm improves complexity
of the search, search space may still be intractable due to
the immense irregularity. Therefore, we devise divide-and-
conquer and adaptive soft budgeting to accelerate the search
by effectively shrinking and pruning the search space.
Divide-and-conquer. We can observe from Figure 1
that the topology of irregularly wired neural networks are
hourglass shaped ( ./ ), because many NAS and Random
Network Generators design cells with single input and single
output then stack them to form an hourglass shape topology.
(Wilken et al., 2000) shows that, during general purpose code
scheduling, graphs can be partitioned (divide) into multiple
subgraphs and the corresponding solutions (conquer) can be
concatenated (combine) to form an optimal solution for the
overall problem. While the complexity of the scheduling al-
gorithm remains the same, this divide-and-conquer approach
can reduce the number of nodes in each subproblem, speed-
ing up the overall scheduling time. For instance, for a graph
that can be partitioned intoN equal subgraphs, the schedul-
ing time will decrease from |V |×2|V | to |V |×2|V |/N that
we can speed up scheduling by multiple orders of magnitude
compared to the naive approach, depending on the size of
the graph and the number of partitions.
As such, Figure 7 shows this insight can be extended to our
problem setting, where we can first perform scheduling on
each cell and merge those solutions together to form the
final solution. First, stage is partitioning the original graph
G into multiple subgraphs g (divide). Then, utilizing the
independence among the subgraphs, each subgraph g can
be scheduled separately for their corresponding optimal
schedule sg (conquer). Considering that the number of
nodes in the subgraph g is much smaller than the entire graph
G, the scheduling time will decrease significantly. Finally,
the schedules of the subgraphs are concatenated to give
optimal schedule s∗ of the entire graph (combine).
Adaptive soft budgeting. While divide-and-conquer
approach scales down the number of nodes, the algorithm
may still not be fast enough due to the exponential complexity
of the algorithm. Therefore, we explore avoiding suboptimal
solutions during the early stage of scheduling without affect-
ing the optimality of the original algorithm. Since our goal is
to find a single solution that can run within a given memory
budget τ∗=µ∗ while all other solutions can be discarded, set-
ting some budget τ that is greater or equal to µ∗ and pruning
suboptimal schedules with which their µpeak exceeds τ can
focus the search to a smaller search spaceS ′T ⊂ST while still
achieving the optimal schedule s∗. On top of this, we develop
a meta-search for τ . This is inspired from engineers buying
a larger memory (increase τ ) if a program fails due to stack
overflow (= ’no solution’ due to an overly aggressive pruning)
and selling out excess memory (decrease τ ) if the current
budget is prohibitive (= ’timeout’ due to lack of pruning).
SERENITY takes advantage of this insight to develop an
adaptive soft budgeting scheme while scheduling to cut down
the overall number of explored schedules. Figure 8 illustrates
the overall idea by first showing how some schedules are
pruned with regard to a given budget τ in Figure 8(a) then
implication of different τ on scheduling time in Figure 8(b).
Figure 8(a) depicts a certain point while scheduling G, where
nodes G , H , F , and J can be scheduled. In particular, the
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figure compares two possible solutions s1 and s2 which
schedules H→ F and F→ H , respectively given τ = 36.
While s1 and s2 both starts from z with µ=32, scheduling
H leads to µpeak = 32+3 (H) = 35, whereas scheduling F
or J leads to µpeak =32+6 (F or J) =38. Therefore, since
we assume τ = 36, s2 and s3 will fail because µpeak = 38
for s2 and s3 exceeds 36. So, as long as we set the budget
τ higher than µ∗, the scheduler still finds a single optimal
solution while avoiding many suboptimal paths. On the
other hand, too small a τ <µ∗ leads to no solution because
the optimal path would be pruned away.
Having established the possibility of pruning, our question
boils down to discovering τ that is greater or equal to µ∗
which we call an optimal budget τ∗, yet close enough to
shrink the search space effectively. Figure 8(b) and Algo-
rithm 2 summarizes the proposed adaptive soft budgeting.
Since we start with no information about the approximate
range for τ , we resort to a commonly used topological
ordering algorithm called Kahn’s algorithm (Kahn, 1962)
(O(|V |+|E|)) to adaptively gain idea of the range for τ . We
use the peak memory footprint from this sequence and use
it as our hard budget τmax, and in contrast we call adaptively
changing τ as a soft budget. Since τmax≥µ∗, we know that
any τ≥τmax do not need to be explored. Having this upper
bound for the search, adaptive soft budgeting implements
a binary search to first run the scheduling algorithm with τ
and T as input, where T is an hyperparameter that limits the
scheduling time per search step. The binary search increases
τ (τnew ← (τnew + τold)/2) if it finds ’no solution’ and
decreases τ (τnew←τnew/2) if a search step returns ’timeout’
(search step duration exceeds T ). The binary search stops as
Algorithm 2 Adaptive Soft Budgeting
1: Input: graph G
2: Output: optimal schedule s∗
3: τmax←µ(Kahn’sAlgorithm(G),G) // hard budget
4: τold,τnew←τmax
5: flag← ’no solution’
6: repeat
7: // binary search for τ : decrease τ if ’timeout’
8: // and increase τ if ’no solution’
9: if flag is ’timeout’ then
10: // simultaneous
11: τold←τnew, τnew←τnew/2
12: else if flag is ’no solution’ then
13: // simultaneous
14: τold←τnew, τnew←(τnew+τold)/2
15: end if
16: if flag is ’solution’ then
17: s∗←schedule // optimal schedule
18: end if
19: until flag is ’solution’
µpeak = Σsize(xi)   + size(y) µpeak = max(size(xi) + size(wixi)   )
µpeak = Σsize(xi)   + size(y) µpeak = max(size(xi) + size(y)  )
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Figure 9. Illustration of the graph rewriting patterns: channel-wise
partitioning and kernel-wise partitioning can reduce the memory
cost of convolution and depthwise convolution respectively.
soon as it finds a schedule (’solution’), and this method using
binary search is guaranteed to work due to the monotonically
increasing number of explored schedules with τ .
3.3 Identity Graph Rewriting: Improving the
Search Space for Better PeakMemory Footprint
Reorganizing the computational graph of the irregularly
wired neural networks may lead to significant reduction in the
peak memory footprint µpeak during computation. For exam-
ple, it is notable that large stream of NAS-based works (Liu
et al., 2019a; Zhang et al., 2019) rely on extensive use of con-
catenation as a natural approach to merge information from
multiple branches of the input activations and expand the
search space of the neural architectures. However, concatena-
tion with many incoming edges may prolong the liveness of
the input activation and increase the memory pressure, which
is unfavorable especially for resource constrained scenarios.
To address this issue, we propose identity graph rewriting
to effectively reduce µpeak around the concatenation while
keeping the arithmetic outputs identical. To this end, we
present two main examples of the graph patterns in irregularly
wired neural networks that benefits from our technique:
Channel-wise partitioning (convolution). One typical
pattern in irregularly wired neural networks is concatenation
(concat: [·]) that takes multiple branches of the input prior to
a convolution (conv: ∗). While executing such pattern, peak
memory footprint µpeak occurs when the output y ∈Rn is
being computed while concatenated branches of inputx∈Rn
are also mandated to reside in the memory. Our objective
is to achieve the same arithmetic results and logical effect
as concat yet sidestep the corresponding seemingly exces-
sive memory cost. To this end, we channel-wise partition
the conv that follows the concat so that the partitioned conv
can be computed as soon as the input xi becomes available.
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Equation 3-6 detail the mathematical derivation of this sub-
stitution. Specifically, as shown in Equation 3, each kernel
iterates and sums up the result of convolving channels in conv.
However, using the distributive property of
∑
i and ∗, these
transform to summation of channel-wise partitioned convo-
lution, which we call partial conv. This partial conv removes
concat from the graph leading to lower memory cost. As
illustrated in Figure 9, the memory cost of same computation
reduces from
∑
xi+y tomax(w?i∗xi)+y, which becomes
more effective when there are more incoming edges to concat.
y=
[∑
i
w1i∗xi,...,
∑
i
wmi∗xi
]
(concat+conv) (3)
=
∑
i
[
w1i∗xi,...,wmi∗xi
]
(4)
=
∑
i
[
w1i,...,wmi
]
∗xi (5)
=
∑
i
[
w?i∗xi
]
(partial conv+add) (6)
Kernel-wise partitioning (depthwise convolution).
Depthwise convolution (depthconv) (Sifre & Mallat, 2014;
Howard et al., 2017) has been shown to be effective in
reducing computation yet achieve competitive performance,
hence its wide use in networks that target extreme efficiency
as its primary goal. For concatenation (concat) followed
by a depthwise convolution (depthconv), similar to above
concat+conv case, peak memory footprint µpeak occurs
when the concatenated x is inside the memory and the
result y additionally gets saved to the memory before x
is deallocated. This time, we leverage the independence
among different kernels to kernel-wise partition the
depthconv that follows the concat so that each input xi
is computed to smaller feature maps without residing in
the memory too long. As such, Equation 7-8 derives this
substitution. Equation 7 shows that every component in the
y is independent (different subscript index) and is viable for
partitioning. In other words, this rewriting simply exposes
the commutative property between depthconv and concat
plus kernel-wise partitioning to reduce µpeak significantly.
y=
[
w1∗x1,...,wn∗xn
]
(concat+depthconv) (7)
=
[
[w1∗x1],...,[wn∗xn]
]
(partial depthconv+concat)
(8)
Implementation. Following the general practice of using
pattern matching algorithms in compilers (Lattner & Adve,
2004; Rotem et al., 2018; Jia et al., 2019), we implement
identity graph rewriting using pattern matching to identify
regions of the graph which can be substituted to an operation
with lower computational cost. Likewise, we make use of this
technique to identify regions that leads to lower memory cost.
Table 1. Specification of the networks used for evaluation.
NETWORK TYPE DATASET # MAC # WEIGHT TOP-1
ACCURACY
DARTS NAS IMAGENET 574.0M 4.7M 73.3%
SWIFTNET NAS HPD 57.4M 249.7K 95.1%
RANDWIRE RAND CIFAR10 111.0M 1.2M 93.6%
RANDWIRE RAND CIFAR100 160.0M 4.7M 74.5%
4 EVALUATION
We evaluate SERENITY with four representative irregularly
wired neural networks graphs. We first compare the
peak memory footprint of SERENITY against TensorFlow
Lite (Google) while using the same linear memory allocation
scheme1 for both. Furthermore, we also experiment
the impact of such peak memory footprint reduction on
off-chip memory communication. We also conduct an
in-depth analysis of the gains from the proposed dynamic
programming-based scheduler and graph rewriting using
SwiftNet Cell A (Zhang et al., 2019). Lastly, we study the
impact of adaptive soft budgeting on the scheduling time.
4.1 Methodology
Benchmarks and datasets. Table 1 lists the details of
the networks–representative of the irregularly wired neural
networks from Neural Architecture Search (NAS) and
Random Network Generators (RAND)–used for evaluation:
DARTS (Liu et al., 2019a) for ImageNet, SwiftNet (Zhang
et al., 2019) for a dataset comprised of human presence or ab-
sence (HPD), and RandWire (Xie et al., 2019) for CIFAR10
and CIFAR100. DARTS (Liu et al., 2019a) is a gradient-
based NAS algorithm. In particular we focus on the learned
normal cell for image classification on ImageNet: only the
first cell because it has the highest peak memory footprint and
the reset of the network is just repeated stacking of the same
cell following the practice in NASNet (Zoph et al., 2018).
SwiftNet (Zhang et al., 2019) is network from NAS by target-
ing human detection dataset. RandWire (Xie et al., 2019) are
from Random Network Generators for image classification
on CIFAR10 and CIFAR100. The table also lists their dataset,
multiply-accumulate count (# MAC), number of parameters
(# WEIGHT), and top-1 accuracy on their respective dataset.
4.2 Experimental Results
Comparison with TensorFlow Lite. Figure 10 evaluates
SERENITY over TensorFlow Lite on different cells of the
aforementioned networks in terms of reduction in memory
footprint. The figures illustrate that SERENITY’s dynamic
programming-based scheduler reduces the memory footprint
by a factor of 1.68×without any changes to the graph. In
1TensorFlow Lite implements a linear memory allocator named
simple memory arena: https://github.com/tensorf
low/tensorflow/blob/master/tensorflow/lite
/simple memory arena.cc
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Figure 10. Reduction in peak memory footprint of SERENITY
against TensorFlow Lite (no memory hierarchy).
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Figure 11. Reduction in off-chip memory communication of
SERENITY against TensorFlow Lite (with memory hierarchy).
addition, the proposed graph rewriting technique yields an
average of 1.86×(extra 10.7%) reduction in terms of peak
memory footprint. The results suggest that SERENITY yields
significant reduction in terms of the peak memory footprint
for irregularly wired neural networks.
Improvement in off-chip memory communication. We
also show how SERENITY affects the off-chip memory
communication, which largely affects both power and
inference speed (Chen et al., 2016; Gao et al., 2017; Sharma
et al., 2018). To this end, Figure 11 sweeps different on-chip
memory configurations to measure the reduction in off-chip
communication on systems with multi-level memory
hierarchy. Since we know the entire schedule a priori, we
use Belady’s optimal algorithm (Belady, 1966), also referred
to as the clairvoyant algorithm for measuring the off-chip
memory communication, to distill the effects of the proposed
scheduling. The results show that SERENITY can reduce
the off-chip memory communication by 1.76× for a device
with 256KB on-chip memory. In particular, while there were
few cases where peak memory footprint was already small
enough to fit on-chip (N/A in figure), there were some cases
where SERENITY eradicated the off-chip communication
by successfully containing the activations in the on-chip
memory while TensorFlow Lite failed to do so (marked in
figure). This suggests that SERENITY’s effort of reducing
memory footprint is also effective in reducing the off-chip
memory communication in systems with memory hierarchy,
hence the power consumption and inference speed.
Improvement fromdynamic programming-based sched-
uler and identity graph rewriting. To demonstrate where
the improvement comes from, Figure 12 plots the memory
footprint while running Swiftnet Cell A. Figure 12(a) shows
the memory footprint of SERENITY with the memory
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Figure 12. Memory footprint while running SwiftNet Cell A with
and without the memory allocator (red arrow denotes reduction).
allocation. The figure shows that SERENITY’s dynamic
programming-based scheduler brings significant improve-
ment to the peak memory footprint (551.0KB→250.9KB),
and the graph rewriting further improves this by 25.1KB
(250.9KB→225.8KB) by utilizing patterns that alleviate
regions with large memory footprint. In order to focus on
the effect of the scheduler and graph rewriting, Figure 12(b)
presents the memory footprint of SERENITY without the
memory allocation: the sum of the activations while running
the network. The figure shows that the proposed scheduler
finds a schedule with the optimal (minimum) peak memory
footprint without changes to the graph. Then, it shows that
the proposed graph rewriting can further reduce the peak
memory footprint by 12.5KB (200.7KB→188.2KB). The re-
sults suggest that the significant portion of the improvement
comes from the proposed dynamic programming-based
scheduler and the graph rewriting.
Scheduling time of SERENITY. Figure 13 summarizes
the (static) scheduling time taken for SERENITY to schedule
the networks. Results show that the average scheduling
time is 40.6 secs without the graph rewriting and 48.8 secs
with graph rewriting, which the difference comes from the
increase in the number of nodes from graph rewriting. The
results show that all the above gains of SERENITY come at
the cost of less than one minute average extra compilation
time. While the dynamic programming-based scheduling
suffers from an exponential time complexity, SERENITY
manages to make the scheduling tractable through the
proposed divide-and-conquer and adaptive soft budgeting.
Speed up from divide-and-conquer and adaptive soft
budgeting. Table 2 summarizes the scheduling time
of SwiftNet (Zhang et al., 2019) for different algorithms
to demonstrate the speed up from divide-and-conquer
and adaptive soft budgeting techniques. As such, the
table lists different combination of algorithms, number of
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Figure 13. Scheduling time evaluation for SERENITY.
Table 2. Comparison of the scheduling time for different algorithms
to schedule SwiftNet. 1 , 2 , and 3 represent dynamic program-
ming, divide-and-conquer, and adaptive soft budgeting respectively.
N/A denotes infeasible within practical time.
GRAPH ALGORITHM # NODES AND SCHEDULING
REWRITING PARTITIONS TIME
7 1 62 ={62} N/A
7 1 + 2 62={21,19,22} 56.5 secs
7 1 + 2 + 3 62={21,19,22} 37.9 secs
3 1 92={92} N/A
3 1 + 2 92={33,28,29} 7.2 hours
3 1 + 2 + 3 92={33,28,29} 111.9 secs
nodes, and the corresponding scheduling time. Straightfor-
ward implementation of the aforementioned 1 dynamic
programming-based scheduling leads to an immeasurably
large scheduling time regardless of the graph rewriting.
However, additional application of the 2 divide-and-
conquer ( 1 + 2 ) leads to a measurable scheduling time:
56.53 secs and 7.29 hours to schedule without and with the
graph rewriting, respectively. Furthermore, we observe
that further applying 3 adaptive soft budgeting ( 1 + 2 + 3 )
significantly reduces the scheduling time 37.9 secs and 111.9
secs to schedule without and with the graph rewriting, re-
spectively. Above results indicate that applying the proposed
algorithms leads to a scheduling time of practical utility.
5 RELATED WORKS
The prevalence of neural networks has led to the development
of several compilation frameworks for deep learning (Abadi
et al., 2016; Paszke et al., 2019; Rotem et al., 2018;
Cyphers et al., 2018). However, even industry grade tools,
mostly focus on tiling and fine-grained scheduling of
micro-operations on the conventional hardware (NVIDIA,
2017; Google) or accelerators (Chen et al., 2016; 2014; Han
et al., 2016a; Judd et al., 2016; Jouppi et al., 2017; Gao et al.,
2017; Parashar et al., 2017; Sharma et al., 2018; Fowers
et al., 2018). However, these framework are mostly designed
for the common regular patterns that have dominated
deep learning from almost its conception. As such, these
tools inherently had no incentive to deal with the form of
irregularities that the emerging NAS (Zoph & Le, 2017;
Cortes et al., 2017; Zoph et al., 2018; Liu et al., 2019a;
Cai et al., 2019; Real et al., 2019; Zhang et al., 2019) and
Random Networks (Xie et al., 2019; Wortsman et al., 2019)
bring about. This paper, in contrast, focuses on this emergent
class that breaks the regularity convention and aims to enable
their execution on memory constrained edge devices.
Scheduling and tiling for neural networks. While
prior works on scheduling (Lee et al., 2003; Keßler &
Bednarski, 2001; Wilken et al., 2000) focus on classical
computing workloads, there have been limited study about
the implications of scheduling in the neural networks domain.
There is also a significant body of work on scheduling
operations on hardware accelerators (Abdelfattah et al.,
2018) that also considers tiling (Chen et al., 2018; Vasilache
et al., 2018; Liu et al., 2019b; Ahn et al., 2020). However,
graph scheduling for irregularly wired neural network,
specially with memory constraints, is an emerging problem,
which is the focus of this paper.
Graph rewriting for neural networks. It has been a
common practice to rewrite parts of the graph using rule-
based (Abadi et al., 2016; Paszke et al., 2019; Rotem et al.,
2018; Cyphers et al., 2018; NVIDIA, 2017) or systematic
approaches to expose parallelism and make models more
target-aware (Jia et al., 2018; 2019; Scho¨sser & Geiß, 2007).
While these approaches may alleviate the complexity of the
graph and reduce the peak memory footprint as a side effect,
these frameworks do not explore and are not concerned with
scheduling. Our work exclusively explores graph rewriting
in the context of improving the peak memory footprint.
Optimizing neural networks. There are different opti-
mization techniques that aim to simplify the neural network
indifferent dimensions. Sparsification/compression (LeCun
et al., 1990; Han et al., 2015; Zhu & Gupta, 2018; Anwar
et al., 2017), quantization (Han et al., 2016b; Courbariaux
et al., 2016; Zhou et al., 2016; Mishra & Marr, 2018; Esser
et al., 2020), activation compression (Jain et al., 2018), and
kernel modifications reduce the complexity of the individual
operations or remove certain computations. However, our
focus, the problem of memory-aware graph scheduling still
remains orthogonal to these inspiring efforts.
6 CONCLUSION
As the new forms of connectivity emerges in neural networks,
there is a need for system support to enable their effective
use, specially for intelligence at the edge. This paper took
an initial step toward orchestrating such network under
stringent physical memory capacity constraints. We devised
signatures to enable dynamic programming and adaptive soft
budgeting to make the optimization tractable. Even more, an
identity graph writing was developed to further the potential
for gains. The encouraging results for a set of emergent net-
works suggest that there is significant potential for compiler
techniques that enables new forms of intelligent workloads.
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A COMPARISON BETWEEN IRREGULARLY
WIRED NEURAL NETWORKS
AND CONVENTIONAL REGULAR
TOPOLOGY NEURAL NETWORKS
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Figure 14. ImageNet accuracy vs number of multiply-and-
accumulate or parameters, where irregularly wired neural networks
show higher performance for same amount of compute or number
of parameters than regular topology neural networks.
B COMPARISON WITH TENSORFLOW LITE
In addition to the relative reductions provided in Figure 10,
Figure 15 provides the raw numbers of the peak memory foot-
print for the benchmark irregularly wired neural networks.
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Figure 15. Peak memory footprint of running irregularly wired
neural networks on SERENITY and TensorFlow Lite.
C PROOF FOR OPTIMAL PEAK MEMORY
FOOTPRINT FROM THE DYNAMIC
PROGRAMMING-BASED SCHEDULING
Here we prove the optimality of the above dynamic
programming-based scheduling algorithm.
THEOREM 1. In order to find a schedule s∗ with an optimal
peak memory consumption µ∗, it is sufficient to keep just
one schedule-peak memory pair (si, zi) in STi for each
zero-indegree set zi, and to append subsequent nodes on top
of si to get si+1 in each search step.
Proof. If i=0, the optimal s0 is an empty sequence and µ0
must be 0. On the other hand, if i≥ 1, assume that (subop-
timal) vi constitutes s∗, substituting u∗i ∈zi and achieves µ∗.
In such case, let vi be replaced with (optimal) u∗i , which will
result in µpeak ← min(µi +
∏
vi.shape,µi +
∏
u∗i .shape),
and µi+1 is calculated by deducting
∏
pi.shape, ∀pi ∈
(ui.preds∩zero-outdegree(si+1,G)). By recursively apply-
ing uk for rest of the search steps k, the algorithm should
find an alternative sequence s∗′ with µ∗′≤µ∗ due to the min
operator above, contradicting the original assumption on the
optimality of s∗. Therefore, our algorithm finds a schedule
with an optimal peak memory consumption. 
D COMPLEXITY ANALYSIS OF
THE DYNAMIC PROGRAMMING-BASED
SCHEDULING AND PROOF
We compare the complexity of exhaustively exploring ST
and our dynamic programming-based scheduling. While
the algorithm both lists candidate schedules and calculates
their peak memory footprint, we consider the peak memory
footprint calculation as one operation while deriving the
complexity. In order to visualize the analysis, we invent G
in Figure 16 to demonstrate the upper bound complexity of
each algorithm. It has a single entry node and a single exit
node A and Z , respectively, and all other nodes constitute
independent branches between the entry and the exit node.
A
D W
Z
CB X Y
GGraph
…
Figure 16. Topology of G to demonstrate the upper bound
complexity of each algorithm.
First, we demonstrate the complexity of the recursive
topological sorting that exhaustively explores ST . Since
there is a single entry node and a single exit node, there
will be |V − 2| remaining nodes and these nodes can be
scheduled independently of one another, thereby the number
of candidate schedules become 〈|V − 2|!〉 and the overall
Ordering Chaos: Memory-Aware Scheduling of IrregularlyWired Neural Networks for Edge Devices
complexity becomesO(|V |!), where |V | denotes the number
of nodes. On the other hand, for the dynamic programming
we calculate the number of candidates by utilizing the num-
ber of schedules that gets memoized. Our memoization takes
advantage of the zero-indegree sets z for each search step.
For the first and the last search steps, we assume that we have
a single entry node and a single exit node. On the other hand,
since the number of nodes scheduled in search step iwould
be i−1, the maximum number of entries for memoization
is
(|V |−2
i−1
)
. On top of this, each step would make an iteration
over the set of candidate nodes to discover the next search
step’s z. Therefore, search step 1 would explore |V | − 2
nodes and the search steps 2 to |V |− 1 would iterate over
|V |−1−i nodes. Summarizing this would yield:
1+1×(|V |−2)+
(|V |−2
1
)
×(|V |−3)+
...+
(|V |−2
|V |−2
)
×0+1
=1+
(|V |−2
0
)
×(|V |−2)+
(|V |−2
1
)
×(|V |−3)+
...+
(|V |−2
|V |−2
)
×0+1
=2+
|V |−2∑
i=0
(|V |−2
i
)
×(|V |−2−i)
=2+(|V |−2)×2|V |−3
≤(|V |−2)×2|V |−2 , for |V |≥4
≤|V |×2|V |
As a result, we can see that our dynamic programming-based
scheduling algorithm is bounded by O(|V | × 2|V |). By
using Stirling’s approximation on the complexity of the
recursive topological sorting, we can prove that the dynamic
programming-based scheduling algorithm should be
significantly faster than the recursive topological ordering.
